

MC145026 MC145027 MC145028

Advance Information

MC145026 ENCODER, MC145027/MC145028/MC145029 DECODERS

The MC145026 will encode nine bits of information and serially transmit this information upon receipt of a transmit enable, TE, (active low) signal. Nine inputs may be encoded with trinary data (0, 1, open) allowing 39 (19,683) different codes.

Three decoders are presently available; all use the same transmitter—the MC145026. The decoders receive the 9-bit word and interpret some of the bits as address codes and some as data. The MC145027 interprets the first five transmitted bits as address and the last four bits as data. The MC145029 interprets the first four transmitted bits as address and the last five bits as data. The MC145028 treats all nine bits as address. If no errors are received, the MC145027 outputs four data bits, and the MC145029 outputs five data bits, when the transmitter sends address codes that match that of the receiver. A valid transmission output will go high on the decoders when they recognize an address that matches that of the decoder. Other receivers can be produced with different address/data ratios.


- May be Addressed in either Binary or Trinary
- Trinary Addressing Maximizes Number of Codes
- Interfaces with RF, Ultrasonic, or Infrared Transmission Medias
- On-Chip R/C Oscillator; No Crystal Required
- ▶ High External Component Tolerance; Can Use ± 5% Components
- Standard B-Series Input and Output Characteristics
- 4.5 to 18 V Operation
- 2.9 V Low-Voltage Version Also Available by Special Order


CMOS MSI

MC145029

(LOW-POWER COMPLEMENTARY MOS)

REMOTE CONTROL ENCODER/DECODER PAIRS





This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC145026, MC145027, MC145028, MC145029

MAXIMUM RATINGS (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit	
DC Supply Voltage	V _{DD}	-0.5 to +18	V	
Input Voltage, All Inputs	V _{in}	-0.5 to V _{DD} + 0.5	V	
DC Input Current, per Pin	lin	± 10	mA	
Operating Temperature Range	TA	- 40 to +85	°C	
Storage Temperature Range	T _{stq}	- 65 to + 150	°C	

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	VDD	- 40°C		25°C			+ 85°C		Unit
		٧	Min	Max	Min	Тур	Max	Min	Max	
Output Voltage "0" Level]	5.0	-	0.05	-	0	0.05	-	0.05	
$V_{in} = V_{DD}$ or 0	VOL	10	- i	0.05	-	0	0.05	-	0.05	٧
<i>50</i>		15		0.05		0	0.05		0.05	
"1" Level		5.0	4.95	_	4.95	5.0	-	4.95	-	
V _{in} =0 or V _{DD}	∨он	10	9.95	-	9.95	10	-	9.95	-	٧
iii s s s s s s s		15	14.95	-	14.95	15		14.95		
Input Voltage "0" Level		Ţ								
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$	VII	5.0	-	1,5	-	2.25	1.5	-	1.5	V
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$, IL	10	-	3.0	-	4.50	3.0		3.0 4.0	
$(V_0 = 13.5 \text{ or } 1.5 \text{ V})$		15	-	4.0	-	6.25	4.0		4.0	
"1" Level					i					
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$	VIH	5.0	3.5	-	3.5	2.76	_	3.5	-	V
$(V_0 = 1.0 \text{ or } 9.0 \text{ V})$	▼IH	10	7.0	-	7.0	5.50	-	7.0	_	
(V _O = 1.5 or 13.5 V)		15	11.0		11.0	8.25		11.0		
Output Drive Current Source					.			17		
$(V_{OH}=2.5 \text{ V})$	1	5.0	-2.5	-	- 2.1	-4.2	_	- 1.7	-	mA
$(V_{OH} = 4.6 \text{ V})$	IOH	5.0	-0.52	1	- 0.44	-0.88	_ '	- 0.36 - 0.9	-	HIM
$(V_{OH}=9.5 V)$		10	-1.3	-	-1.1	-2.25	_	- 2.4		
(V _{OH} = 13.5 V)		15	-3.6	<u> </u>	-3.0	8.8				
(V _{OL} = 0.4 V) Sink	1	5.0	0.52	-	0.44	0.88	-	0.36	-	
$(V_{OL} = 0.5 \text{ V})$	lOL.	10	1.3	-	1.1	2.25	_	0.9	-	mΑ
$(V_{OL} = 1.5 \text{ V})$	<u>l</u>	15	3.6		3.0	8.8		2.4	<u> </u>	
Input Current - TE (MC145026, Pullup Device)		5.0	T -	-	3.0	4.0	9.0	-	- '	١.
	lin	10	-	-	16	20	32	_	_	μΑ
		15			35	45	70	-		<u> </u>
Input Current		1						1		١,
RS (MC145026)	lin	15	-	± 0.3	-	± 0.00001	±0.3	-	± 1.0	μΑ
Data In (MC145027, MC145028, MC145029)					<u> </u>			ļ	<u> </u>	
Input Current					1					١.
A1/D1-A9/D9 (MC145026)	I _{in}	5.0	-	-	-	±55	±110	-	-	μΑ
A1-A5 (MC145027)	761	10	-	_	-	±300	± 500	-	_	
A1-A9 (MC145028)	Į.	15	-	-	-	± 650	±1000	-	_	ŀ
A1-A4 (MC145029)		<u> </u>	ļ	-			1 72	 	 _ -	ρF
Input Capacitance (V _{In} = 0)	Cin		<u> </u>	<u> </u>	<u> </u>	5.0	7.5	<u> </u>	↓	Pr
Quiescent Current - MC145026		5.0	-	-		0.0050	0.10	_	-	
	l _{DD}	10	-	-	-	0.0100	0.20	_	_	μ₽
		15	 -	 _ _	 -	0.0150	0.30	 -	╂	┼
Quiescent Current - MC145027, MC145028, MC145029		5.0	_	-	-	30	50	-	-	
	lDD	10	-	-	-	60	100	-	-	μF
		15		1-	<u> </u>	90	150	<u> </u>	<u> </u>	↓ –
Total Supply Current - MC145026 (f _C = 20 kHz)		5.0		-	-	100	200	-	-	1 .
	İΤ	10	-	-	-	200	400	-	_	μĒ
<u> </u>	1	15				300	600	<u> </u>		↓ —
Total Supply Current - MC145027, MC145028, MC145029	9	5.0	-	-	-	200	400	-	-	
(f _C =20 kHz)	lτ	10	-	-	-	400	800	-	-	μ/
	1	15	_	-	<u> </u>	600	1200			<u> </u>

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

MC145026, MC145027, MC145028, MC145029

SWITCHING CHARACTERISTICS (C1 = 50 pF, TA = 25°C)

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise and Fall Time	ttlh tthl	5.0 10 15	1 - 1	100 50 40	200 100 80	ns
Data In Rise and Fall Time (MC145027, MC145028, MC145029)	- t _Т LH t _T HL	5.0 10 15	- -	 - -	15 15 15	μs
Encoder Clock Frequency	fcl	5.0 10 15	0 0	- - -	2 5 10	MHz
Decoder Frequency (Referenced to Encoder Clock) (See Figure 10)	fcl	5.0 10 15	1 1 1	- - -	240 410 450	kHz
TE Pulse Width	¹WL	5.0 10 15	65 30 20	- - -	- -	ns
System Propagation Delay (TE to Valid Transmission)		-		182	-	Clock Cycles
Tolerance on Timing Components $ \{\Delta R_{TC} + \Delta C_{TC} + \Delta R_1 + \Delta C_1 \} $ $ \{\Delta R_2 + \Delta C_2 \} $	-	_ _	 - -	-	± 25 ± 25	%

OPERATING CHARACTERISTICS

MC145026

The encoder serially transmits nine bits of trinary data as defined by the state of the A1/D1-A9/D9 input pins. These pins may be in either of three states (0, 1, open) allowing 39 = 19,683 possible codes. The transmit sequence is initiated by a low level on the $\overline{\text{TE}}$ input pin. Each time the $\overline{\text{TE}}$ input is forced low the encoder outputs two identical data words. Between the two data words no signal is sent for three data bit times. If the $\overline{\text{TE}}$ input is kept low, the encoder continuously transmits the data word.

Each transmitted data bit is encoded into two data pulses (See Figure 7). A logic zero is encoded as two consecutive short pulses, a logic one as two consecutive long pulses, and an open as a long pulse followed by a short pulse. The input state is determined by using a weak output device to try to force each input first low, then high. If only a high state results from the two tests, the input is assumed to be hard wired to VDD. If only a low state is obtained, the input is assumed to be hard wired to VSS. If both a high and a low can be forced at an input, it is assumed to be open and is encoded as such.

The TE input has an internal pullup device so that a simple switch may be used to force the input low. While TE is high the encoder is completely disabled, the oscillator is inhibited, and the current drain is reduced to quiescent current. When TE is brought low, the oscillator is started, and the transmit sequence begins. The inputs are then sequentially selected, and determinations are made as to the input logic states. This information is serially transmitted via the Data Out output pin.

Transmission must be initiated by using the TE pin rather than by holding TE low and applying power to the device because an internal reset occurs after the first transmit sequence.

MC145027

This decoder receives the serial data from the encoder and outputs the data, if it is valid. The transmitted data, consisting of two identical data words, is examined bit by bit as it is received. The first five bits are assumed to be address

bits and must be encoded to match the address input at the receiver. If the address bits match, the next four (data) bits are stored and compared to the last valid data stored. As the second encoded word is received, the address must again match, and if it does, the data bits are checked against the previously stored data bits. If the two words of data (four bits each) match, the data is transferred to the output data latches by VT and will remain until new data replaces it. At the same time, the Valid Transmission output pin is brought high and will remain high until an error is received or until no input signal is received for four data bit times.

Although the address information is encoded in trinary, the data information must be either a one or a zero. A trinary (open) will be decoded as a logic one.

MC145028

This decoder operates in the same manner as the MC145027 except that nine address bits are used and no data output is available. The Valid Transmission output is used to indicate that a valid address has been received.

Although address information is normally encoded in trinary, the designer should be aware that, for the MC145028, the ninth address bit (A9) must be either a one or a zero. This part, therefore, can accept only $2\times3^8=13,122$ different codes. A trinary (open) A9 will be interpreted as a logic 1. However, if the encoder sends a trinary (or logic 1) and the decoder address is a logic 1 (or trinary) respectively, the valid transmission output length will be shortened to the R1 \times C1 time constant.

MC145029

This decoder operates like the MC145027, but it assumes the first four received bits to be address bits and the remaining five received bits to be data.

DOUBLE TRANSMISSION DECODING

Although the encoder sends two words for error checking, a decoder does not necessarily wait for two transmitted words to be received before issuing a vaild transmission output.

PIN DESCRIPTIONS

MC145026 ENCODER

A1/D1-A9/D9, ADDRESS/DATA INPUTS (PINS 1, 2, 3, 4, 5, 6, 7, 9, 10) — These inputs are encoded and the data is serially output from the encoder.

RS, CTC, RTC, OSCILLATOR COMPONENTS (PINS 11, 12, 13) — These pins are part of the oscillator section of the encoder. If an external signal source is used instead of the internal oscillator, it should be connected to the RS input and the RTC and CTC pins should be left open.

TE, TRANSMIT-ENABLE INPUT (PIN 14) This active low input initiates transmission when forced low. An internal pullup device keeps this input normally high.

Data Out, DATA OUTPUT (PIN 15) — This is the output of the encoder that serially presents the encoded word.

VDD, POSITIVE SUPPLY (PIN 16) — The most positive power supply.

VSS, NEGATIVE SUPPLY (PIN 8) — The most negative supply (usually ground).

MC145027, MC145028, MC145029 DECODERS

A9/D9

A1-A5 (MC145027), A1-A9 (MC145028), A1-A4 (MC145029), ADDRESS INPUTS — These address inputs must match the corresponding encoder inputs in order for the decoder to output data.

D6-D9 (MC145027), D5-D9 (MC145029), DATA OUT-PUTS — These outputs present the information that is on the corresponding encoder inputs. Note: only binary data will be acknowledged; a trinary open will be decoded as a logic one.

R1, C1, PULSE DISCRIMINATOR (PINS 6, 7) — These pins accept a resistor and capacitor that are used to determine whether a narrow pulse or a wide pulse has been encoded. The time constant R1 × C1 should be set to 1.72 encoder (transmitter) clock periods. R1C1 = 3.95 RTCCTC.

 R_2/C_2 , DEAD TIME DISCRIMINATOR (PIN 10) — This pin accepts a resistor and a capacitor to VSS that are used to detect both the end of an encoded word and the end of transmission. The time constant $R_2\times C_2$ should be 33.5 encoder (transmitter) clock periods (four data bit periods): $R_2C_2=77\ R_TCC_TC$. This time constant is used to determine that Data in has remained low for four data bit times (end of transmission). A separate comparator looks at a voltage-equivalent two data bit times (0.4 R_2C_2) to detect the dead time between transmitted words.

VT, VALID TRANSMISSION (PIN 11) — This output goes high when the following conditions are satisfied:

- 1. the transmitted address matches the receiver address, and
- 2. the transmitted data matches the last valid data received (MC145027 and MC145029, only).

VT will remain high until a mismatch is received, or no input signal is received for four data bit times.

 V_{DD} , POSITIVE SUPPLY (PIN 16) — The most positive power supply.

VSS, NEGATIVE SUPPLY (PIN 8) — The most negative supply (usually ground).





FIGURE 1— MC145026 ENCODER BLOCK DIAGRAM

FIGURE 2 - MC145027 DECODER BLOCK DIAGRAM






FIGURE 4 - MC145029 DECODER BLOCK DIAGRAM





FIGURE 5 - ENCODER OSCILLATOR INFORMATION



This oscillator will operate at a frequency determined by the external RC network; i.e., $\begin{tabular}{ll} \end{tabular} \label{table_equation}$

$$f \approx \frac{1}{2.3 \text{ R}_{TC} \text{ C}_{TC}} (\text{Hz})$$

for 1 kHz \leq f \leq 400 kHz where: C_{TC}' = C_{TC} + C_{layout} + 12 pF

RS≈2 RTC
RS≥20 k
RTC≥10 k
400 pF<CTC<15 µF

The value for RS should be chosen to be ≥ 2 times RTC. This range will ensure that current through RS is insignificant compared to current through RTC. The upper limit for RS must ensure that RS \times 5 pF (input capacitance) is small compared to RTC \times CTC. For frequencies outside the indicated range, the formula will be the content of the conten

For frequencies outside the indicated range, the formula will be less accurate. The minimum recommended oscillation frequency of this circuit is 1 kHz. Susceptibility to externally induced noise signals may occur for frequencies below 1 kHz and/or when resistors utilized are greater than 1 $M\Omega$.

MC145026, MC145027, MC145028, MC145029

FIGURE 6 - ENCODER/DECODER TIMING DIAGRAM






FIGURE 7 - MC145026 ENCODER DATA WAVEFORMS



the Transmission Begun? Yes Disable VT Does on the 1st No Address Mismatch Address Match the Address and Ignore the Rest of This Word Pins? Yes Store the Data Does Disable VT This Data No on the 1st Match the Previously Data Mismatch Stored Data? Yes Latch Data Onto Output Pins and Activate VT Have Yes Disable 4 Bit Times VT Passed? No No a New Transmission Begun?


FIGURE 8 - MC145027/MC145029 FLOWCHART



^{*}For shift register comparisons, a "T" is stored as a "1".



FIGURE 10 — f_{max} vs C_{layout} MC145027, MC145028, and MC145029



C_{layout} (pF) on Pins 1-5 (MC145027); Pins 1-5 and 12-15 (MC145028); Pins 1-4 (MC145029)

