

# 27C512A

# 512K (64K x 8) CMOS EPROM

# FEATURES


- High speed performance
- CMOS Technology for low power consumption
  - 25 mA Active current
  - 30 µA Standby current
- Factory programming available
- · Auto-insertion-compatible plastic packages
- · Auto ID aids automated programming
- · High speed express programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
  - 28-pin Dual-in-line package
  - 32-pin PLCC Package
  - 28-pin SOIC package
  - 28-pin TSOP package
  - 28-pin VSOP package
  - Tape and reel
- Data Retention > 200 years
- Available for the following temperature ranges
- Commercial: 0°C to +70°C
- Industrial: -40°C to +85°C
- Automotive: -40°C to +125°C

# DESCRIPTION

The Microchip Technology Inc. 27C512A is a CMOS 512K bit electrically Programmable Read Only Memory (EPROM). The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90 ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, VSOP, TSOP or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages.

# PACKAGE TYPES



© 1996 Microchip Technology Inc.

# 1.0 ELECTRICAL CHARACTERISTICS

### 1.1 <u>Maximum Ratings\*</u>

Vcc and input voltages w.r.t. Vss ...... -0.6V to +7.25V

VPP voltage w.r.t. VSS during	
programming	0.6V to +14V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss0	0.6V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temp. with power applied	65°C to +125°C

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# TABLE 1-1: PIN FUNCTION TABLE

Name	Function					
A0-A15	Address Inputs					
CE	Chip Enable					
<del>OE</del> /Vpp	Output Enable/Programming Voltage					
00 - 07	Data Output					
Vcc	+5V Power Supply					
Vss	Ground					
NC	No Connection; No Internal Connec- tion					
NU	Not Used; No External Connection is Allowed					

			Com	= +5V ±10 mercial: strial: nded (Aut	0% comotive):	Taml	mb = 0°C to +70°C mb = -40°C to +85°C mb = -40°C to +125°C		
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions		
Input Voltages	all	Logic "1" Logic "0"	Vih Vi∟	2.0 -0.5	Vcc+1 0.8	V V			
Input Leakage	all		ILI	-10	10	μΑ	VIN = 0 to VCC		
Output Voltages	all	Logic "1" Logic "0"	Vон Vol	2.4	0.45	V V	IOH = - 400 μA IOL = 2.1 mA		
Output Leakage	all	—	Ilo	-10	10	μΑ	VOUT = 0V to VCC		
Input Capacitance	all	—	CIN	_	6	pF	VIN = 0V; Tamb = 25°C; f = 1 MHz		
Output Capacitance	all	_	Соит	_	12	pF	Vout = 0V; Tamb = 25°C; f = 1 MHz		
Power Supply Current, Active	C I, E	TTL input TTL input	Icc Icc		25 35	mA mA	VCC = 5.5V f = 1 MHz; $\overline{OE}/VPP = \overline{CE} = VIL;$ IOUT = 0 mA; VIL = -0.1  to  0.8V; VIH = 2.0  to  VCC; Note 1		
Power Supply Current, Standby	C I, E all	TTL input TTL input CMOS input	ICC(S)TLL ICC(S)TLL ICC(S)CMOS		1 2 30	mA mA μA	CE = Vcc±0.2V		

# TABLE 1-2: READ OPERATION DC CHARACTERISTICS

\* Parts: C=Commercial Temperature Range; I, E=Industrial and Extended Temperature Ranges


Note 1: Typical active current increases .75 mA per MHz up to operating frequency for all temperature ranges.

#### TABLE 1-3: READ OPERATION AC CHARACTERISTICS

Output Load: Input Rise and Fall Times:					H = 2.4V TTL Loa ) ns ommerci dustrial: ktended	d + 100 al:	pF	; VOH = 2.0V and VOL = 0.8V Tamb = 0°C to +70°C Tamb = -40°C to +85°C Tamb = -40°C to +125°C			
Deveryoter	Curre	27C5	12-90*	27C5	12-10*	27C5	12-12	27C5	12-15	Unite	Conditions
Parameter	Sym	Min	Max	Min	Max	Min	Мах	Min	Мах	Units	Conditions
Address to Output Delay	tACC	_	90	_	100		120	_	150	ns	$\overline{CE} = \overline{OE}/$ VPP = VIL
CE to Output Delay	tCE	_	90	_	100	_	120	_	150	ns	OE/VPP = Vil
OE to Output Delay	tOE	_	40	_	40		50	_	60	ns	$\overline{CE} = VIL$
OE to Output High Impedance	tOFF	0	35	0	35	0	40	0	45	ns	
Output Hold from Address, CE or OE/ VPP, whichever occurred first	tон	0	_	0	_	0	_	0	_	ns	

\*90/10 AC Testing Waveforms: VIH = 3.0V and VIL = 0V; VOH = 1.5V and VOL = 1.5V Output Load: 1 TTL Load + 30 pF

#### FIGURE 1-1: READ WAVEFORMS



## TABLE 1-4: PROGRAMMING DC CHARACTERISTICS

Ambient Temperature: Tamb = $25^{\circ}C \pm 5^{\circ}C$ Vcc = $6.5V \pm 0.25V$ , $\overline{OE}/VPP = VH = 13.0V \pm 0.25V$									
Parameter	Status	Symbol	Min.	Max.	Units	Conditions (See Note 1)			
Input Voltages	Logic "1"	Vін	2.0	Vcc+1	V				
	Logic "0"	VIL	-0.1	0.8	V				
Input Leakage	_	L	-10	10	μA	VIN = 0V to VCC			
Output Voltages	Logic "1"	Vон	2.4		V	Юн = -400 μА			
	Logic "0"	Vol		0.45	V	IOL = 2.1 mA			
Vcc Current, program & verify	_	ICC2	—	35	mA	$\overline{CE} = VIL$			
OE/VPP Current, program		IPP2		25	mA				
A9 Product Identification		Vid	11.5	12.5	V				


Note 1: VCC must be applied simultaneously or before VPP voltage on  $\overline{OE}$ /VPP and removed simultaneously or after the VPP voltage on  $\overline{OE}$ /VPP.

#### TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

for Program, Program Verify and Program Inhibit ModesAC Testing Waveform: VIH=2.4V and VIL=0.45V; VOH=2.0V; VOL=0.8V Ambient Temperature: 25°C ±5°C VCC = 6.5V ± 0.25V, OE/VPP = VH = 13.0V ± 0.25 V									
Parameter		Symbol	Min.	Max.	Units	Remarks			
Address Set-Up Time		tAS	2	_	μs				
Data Set-Up Time		tDS	2	—	μs				
Data Hold Time		tDH	2	—	μs				
Address Hold Time		tAH	0	—	μs				
Float Delay (2)		tDF	0	130	ns				
Vcc Set-Up Time		tvcs	2	_	μs				
Program Pulse Width (1)		tPW	95	105	μs	100 μs typical			
CE Set-Up Time		tCES	2	—	μs				
OE Set-Up Time		tOES	2	—	μs				
OE Hold Time	tOEH	2	_	μs					
OE Recovery Time	tOR	2	—	μs					
OE /VPP Rise Time During Program	ming	<b>t</b> PRT	50	_	ns				

Note 1: For express algorithm, initial programming width tolerance is 100  $\mu s$   $\pm 5\%.$ 

2: This parameter is only sampled and not 100% teted. Output float is defined as the point where data is no longer driven (see timing diagram).



<b>Operation Mode</b>	CE	OE/Vpp	A9	00 - 07
Read	VIL	VIL	Х	Dout
Program	VIL	Vн	Х	DIN
Program Verify	VIL	VIL	Х	Dout
Program Inhibit	Viн	Ин	Х	High Z
Standby	Viн	Х	Х	High Z
Output Disable	VIL	Viн	Х	High Z
Identity	VIL	VIL	Vн	Identity Code

TABLE	1-6:	MODES

X = Don't Care

# 1.2 <u>Read Mode</u>

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the CE pin is low to power up (enable) the chip
- b) the OE/VPP pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from  $\overline{CE}$  to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of  $\overline{OE}/VPP$ .

#### 1.3 Standby Mode

The standby mode is entered when the  $\overline{CE}$  pin is high, and the program mode is not identified.

When this conditions are met, the supply current will drop from 25 mA to 30  $\mu A.$ 

#### 1.4 Output Enable OE/VPP

This multifunction pin eliminates bus connection in multiple bus microprocessor systems and the outputs go to high impedance when:

• the  $\overline{OE}/VPP$  pin is high (VIH).

When a VH input is applied to this pin, it supplies the programming voltage (VPP) to the device.

#### 1.5 Erase Mode (UV Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1's" state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/ $\rm cm^2$  is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 mW/cm<sup>2</sup> for approximately 40 minutes.

#### 1.6 Programming Mode

The Express algorithm must be used for best results. It has been developed to improve programming yields and throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1-3.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b)  $\overline{OE}/VPP$  is brought to the proper VH level, and
- c)  $\overline{CE}$  line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the  $\overline{CE}$  line programs that location.

## 1.7 <u>Verify</u>

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the  $\overline{OE}/VPP$  pin is low, and
- c) the  $\overline{CE}$  line is low.

#### 1.8 Inhibit

When programming multiple devices in parallel with different data, only  $\overline{CE}$  needs to be under separate control to each device. By pulsing the  $\overline{CE}$  line low on a particular device, that device will be programmed; all other devices with  $\overline{CE}$  held high will not be programmed with the data (although address and data will be available on their input pins).

#### 1.9 Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and the device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The  $\overline{CE}$  and  $\overline{OE}/VPP$  lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin 🔶	Input	Output								
Identity	A0	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0 0	H e x
Manufacturer Device Type*	VIL VIH	0 1	0 0	1 0	0 0	1 1	0 1	0 0	1 0	29 0D

\* Code subject to change




FIGURE 1-3: **PROGRAMMING EXPRESS ALGORITHM** 

# 27C512A Product Identification System

To order or to obtain information (e.g., on pricing or delivery),, please use listed part numbers, and refer to factory or listed sales offices.

27C	<u>512A</u> –	7 <u>0</u> I	_ /P				
				Package:	L	=	Plastic Leaded Chip Carrier
				_	Р	=	Plastic DIP (600 Mil)
				4	SO	=	Plastic SOIC (300 Mil)
					TS	=	Thin Small Outline Package(TSOP) 8x20mm
					VS	=	Very Small Outline Package(VSOP) 8x13.4mm
				Temperature	Blank	=	0°C to +70°C
			L	Range:	I	=	-40°C to +85°C
					E	=	-40°C to +125°C
				Access	90	=	90 ns
				Time:	10	=	100 ns
					12	=	120 ns
					15	=	150 ns
				Device:	27C512A		512K (64K x 8) CMOS EPROM